Public reporting burden for this collacDon of information is «tbrnatM to «varage 1 hour par raiponaa. including tha time for ravwwmg instructions, searching existing data sources, gathering and maintaining the data needed, and compleong and nmennng the collection of information. Send comment regarding mis burden esbmatas or any other aspect of this coHecbon of information, «wkjding suggestions for reducing mis burden, to Washington Headquarters Services. The main overall goal of this project was to improve the high speed performance of transistors and integrated circuits based on silicon, which is the material on which most microelectronic circuitry (such as microprocessors and memory chips) is based. This project examines the scaling of MOSFET's to very small channel dimensions using a vertical structure which is defined by Rapid Thermal Chemical Vapor Deposition. The scaling of vertical p-channel MOSFET's with the source and drain doped with boron during low temperature epitaxy is limited by the diffusion of boron during subsequent side wall gate oxidation. By introducing thin SiGeC layers in the source and drain regions, this diffusion has been suppressed, enabling for the first time the scaling of vertical p-channel MOSFET's to under lOOnm in channel length to be realized. Device operation with a channel length down to 25nm has been achieved. 
Introduction to Technical Approach:
Vertical MOSFET's are attractive structures for short channel MOSFET's because the channel length (L) may be determined by the thickness of an epitaxial layer instead of by lithography resolution. The chip area can also be reduced in some cases by using vertical structures [1, 2] . Furthermore by using ultra-thin pillars (width<100nm), the channel region can be fully-depleted by surrounding gates, resulting in improved subthreshold slope and suppression of short channel effects [3, 4] . Sub-100nm n-channel vertical MOSFET's have already been reported [5, 6] . However the shortest previous results for vertical p-channel MOSFET's have L of 0.25um [7] for a uniform pillar structure and 0.13^im for edges of selective epitaxy facets [8] . The main problem is the source/drain dopant (boron) diffusion during gate oxidation after epitaxy and pillarformation, or during annealing after source and drain dopant implantation. This diffusion is dramatically enhanced by gate oxidation. In this work, we solve this diffusion problem by the use of SiGeC which is shown to be useful in eliminating the oxidation-enhanced diffusion. We then introduced novel SiGeC layers in source and drain of vertical transistors to stop boron diffusion and hence successfully scaled the channel length down to 25nm for the vertical p-channel MOSFET's. As described above, OED can increase diffusion by an order of magnitude or more at low process temperatures. It is mediated by interstial silicon atoms. SiGeC has previously been shown to be capable of reducing transient enhanced diffusion (TED) of boron caused by ion implantation [9] , which is also mediated by intersititials. We then used the structure of Fig. 1 to probe the use of SiGeC to reduce OED. The structure has two marker layers of highly-boron-doped silicon layers designed to measure the reduction of oxidation enhanced diffusion of boron (OED) [10] . OED is caused by the injection of interstitial Si atoms, which are necessary for the diffusion of boron. One boron layer is above and one is below a Sii. x . y Ge x C y region designed to capture interstitials, which are introduced from the surface during oxidation. While the exact mechanism is not well understood, it appears that substitutional C creates a sink for Si interstitials, which are required for the diffusion of dopant atoms such as boron. By reducing the local interstitial concentration, diffusion coefficients can thus be reduced, not just in the SiGeC region but also in nearby silicon regions. Note in Fig.2 that in the control sample without any SiGeC (Fig 2(a.) ) there is a substantial increase in the diffusion coefficient when the samples are annealed in oxygen as opposed to in nitrogen. Modelling the SMS curves show an increase of the diffusion coefficient by nearly an order of magnitude. In the sample of Fig. 2 (b.), a Si 0 .8Geo. 2 Co.oo5 la Y er was inserted between the boron marker layers. In this sample no OED was observed for the lower boron peak, showing that all of the injected interstitials were effectively captured [10] . 
Vertical p-channel MOSFET's

Fig. 3. Cross-section of vertical pchannel MOSFET's with Si only (no SiGeC layers).
The cross-section of our initial vertical pchannel MOSFET's without any SiGeC layers is shown in Fig. 3 . The p + np + epitaxial layers were grown by rapid thermal chemical vapor deposition on a Si (100) p-type substrate [11] . 26 seem Dichlorosilane was used as Si source. The system pressure was maintained at 6 torr with a hydrogen flow of 3 slpm. Epitaxial layers were doped in situ using B2H6 and PH 3 . Following a p + buffer layer grown at 1000°C with a boron doping of 6x10* cm" 3 , an n-type Si channel (doping l~5xl0 18 cm" 3 ) was grown at 700°C with undoped spacer layers on each side of the channel. In this work we used wide rather than ultrathin pillars, so the channel was doped in order to suppress punch-through. Special steps were necessary to achieve a sharp phosporous profile in the channel and will be discussed elsewhere. The channel length is defined as the epitaxial layer thickness between the two p + layers, with the edge of the p + profile defined as the point when the boron concentration (as measured by secondary ion mass spectroscopy (SIMS)) drops to 1/V2 of its value in the heavily doped source/drain, multiplied by I.J. to account for the fact that the side walls were not perfectly vertical. Fig. 4 Sacrificial and gate oxidations were performed at 750°C in wet 0 2 to give either a 6nm or lOnm sacrificial oxide followed by a 6 or lOnm gate oxide. These oxide thickness and all others reported in our work were all measured on a planar (100) crystal Si control wafer oxidized simultaneously with the FET's. Higher oxide thickness are expected on the side walls, which have a nominal (HO)-like surface orientation. (An oxidation rate enhancement of 60-80% has been reported on a (110) vs. a (100) surface at 800°C in dry 02 for oxide thickness in the 6~10nm range on (100) surfaces [10] ). Because the Si islands in this work are large (-50 x 50um 2 ), 2-D effects on the side walls (vs. those in small pillars) can probably be neglected. 200nm p + -polysilicon gates were deposited at 700°C with in-situ doping of 2xl0 21 cm" 3 (from SMS) giving a sheet resistance of 10Q/!. No gate depletion effects were observed in planar MOS capacitors using the same gates as a result of the high active doping concentration levels in the gates. The final process steps were poly-Si dry-etching and back-end processing. Depth (nm) Figure 4 . SIMS profiles from as-grown samples (dashed line) and after wet oxidation at 750°C and 700°C poly-Si deposition (solid line) for structures with Si only (no SiGeC). Fig. 4 also gives the SIMS result from the same sample after all the high temperature processing. It shows that boron in the source and drain has diffused into channel, which limits the channel length in practice to »lOOnm. Note in the literature vertical p-channel MOSFET's by a similar process were limited to L>130nm [7, 8] , although a high pressure (lObar) wet oxidation at low temperature (600°C) was required to limit diffusion [8, 13] . For our process, devices with L=0.5^m are well behaved, but those with L=0.1nm (as grown) are shorted. Simulations showed most of this diffusion to be caused by the well known oxidation enhanced diffusion (OED) effect, in which injected interstitials greatly increase the diffusion of boron [9] . The work in the previous section work has shown that SiGeC can getter interstitial Si generated during gate oxidation or implantation, so that OED or TED effects both in SiGeC and in nearby Si can be suppressed [10, 14] . To use this principle for vertical MOSFET's, 20nm Sio.976Geo.2Co.004 layers grown at 625°C were sandwiched between the p + Si and the undoped spacers. Germane and methylsilane were used as the gas sources [15] . In addition to reducing the OED and TED effects, these layers also have the advantage that the boron diffusion coefficient in them is 80 times lower than in Si under the same N 2 annealing condition [16, 17] . The SIMS profiles after all the high temperature processing is shown in Fig.5(a) . The schematic structure is given in the inset. Note that in contrast to Fig. 4 , the samples with SiGeC layers kept sharp boron profiles, so that it should be possible to reduce the channel length to under 50nm. In the sample of Fig. 5(a) , the SiGeC was not doped, so that it was part of the channel. To remove the uncertainties about the effects of SiGeC and oxides grown on SiGeC on the channel carrier transport, we then heavily doped the SiGeC layers. This insured the channel region exists entirely in Si, and still allowed the device to benefit from the reduction of boron diffusion in the SiGeC region and nearby. Fig. 5(b) shows the SMS profile in an actual L=25nm device sample after all the high temperature processing in which the SiGeC layers were doped. Well-behaved drain currents and subthreshold I-V curves for a transistor with channel length of 70nm are given in Fig. 6 . L was measured by SIMS (as defined earlier) after all high temperature processing. A transconductance of 100mS/mm at V DS = -1.1V has been achieved with a 6nm gate oxide on planar control wafer. Due to the high channel doping (2.5xl0 18 cm" 3 ), the subthreshold slopes are relatively large, 190mV/dec. Longer channel length devices (L=0.1|xm) with lower doping (0.9xl0 18 cm" 3 ) and the same gate oxide thickness had better slopes (88mV/dec). To further scale the device, we also fabricated vertical p-channel MOSFET's with a 25nm channel length. These devices suffered from the onset of punch-through, but the gate still can control the drain current in the linear region (Fig. 7) . Note the strained SiGeC has a bandgap 0.15eV lower than Si, with most of the offset in the valence band [18] . It has been predicted that narrower bandgap in source region would help reduce the floating body effects, [19] but their effect in present p-channel devices (low avalanche coefficient vs. n-channel) and low drain voltage is uncertain. Carriers crossing the heavily-doped SiGeC/Si interface may suffer from series resistance. The total series resistance in our device is 25Q for W=200fim. It is not certain if it is due to the Si/SiGe interface or spreading and contact resistance. Improvements of the subthreshold and punch-through behavior will be expected using an ultra-thin pillar to fully deplete an intrinsic channel region by surrounding gates. 
Summary
Rapid thermal chemical vapor depositon (RTCVD) can be used to grow high quality Sii. x . y Ge x Cy alloy layers. These layers are effective at reducing the oxidation enhanced diffusion of dopants by getting silicon interstitials not only in the Sii. x . y Ge x Cy layers themselves, but also in nearby silicon layers. Vertical MOSFET's are an attractive option for the scaling of FET structures, by taking advantage of the ability of CVD to finely control layer thicknesses. By introducing SiGeC diffusion barrier layers, for the first time boron dopant diffusion from source and drain into the channel region can be suppressed during the gate oxidation of vertical p-channel MOSFET's. Devices with a channel length down to 25nm have been fabricated vs. a previous state of art of 130nm. Still better performance can be expected by using a surrounding gate structure with ultrathin pillar.
